Abstract-Some recent PLL designs utilize a half-rate phase detector so that the VCO operates at a frequency that is one-half of the input data rate. In this paper, a technique is proposed to extend the half-rate phase detector structure to a rate of 1/2", for integer n > 1. The concept is explained using a rate 1/8 implementation and simulation results are presented to verify the scheme. These rate 1/2" phase detectors can he used to raise the maximum operating frequency of clock and data recovery circuits in a given CMOS process technology.
I. INTRODUCTION
The use of optical fiber as a transmission medium in communications networks allows very high bandwidth to he achieved. However, dispersion effects within the fiber require that the data he regenerated periodically. Optical links typically convert from the optical domain to the electronic domain to perform the regeneration and then reconvert the signal hack into the optical domain for subsequent transmission. The relatively lower speed of these electronic circuits poses significant design challenges. Additionally, the ability to implement analog front-end functions together with digital processing in a mainstream CMOS technology would have cost advantages compared to a BiCMOS design. However, the relatively lower f~ of MOS transistors limits the circuit speed that can he achieved in such an approach.
In the receiver front-end, clock information is required for synchronized sampling such that the value of the input signal is sampled at the optimum time. Figure 1 shows a generic Clock and Data Recovery (CDR) circuit that is based on a charge pump Phase-Locked Loop (PLL) [I] . A PLL can he made to operate at a higher speed than the technology would normally allow if the phase detector (PD) can suppoa an input data rate that is multiple of the Voltage Controlled Oscillator (VCO) clock frequency. In particular, designs in which the clock runs at one-half of the input data rate have been described [2] [101, [Ill. In this paper, we propose an extension to the half-rate phase detection scheme to one that can suppon a data rate that is 2" times the VCO frequency, for n > 1, thereby facilitating a faster analog front-end. As an example, a rate 1/8 design is studied in detail. Block diagram of a elocWdata recovery system. 'Ex phase detector.
DESIGN OF RATE 1/2" PHASE DETECTORS
In the half-rate PD design of Ref.
[2], the incoming data is applied to two master/slave latch pairs which are triggered on opposite polarities of the clock signal. A pair of auxiliary signals, called Error and Reference, are generated by performing XOR operations on the latch outputs. These signals are used to extract two data streams comprising even and odd samples of the input signal but at half of the input data rate. Thus, the circuit also contains a built in 1:2 demultiplex function, which may he useful for any downstream digital processing that may
The basic approach that we employ is to instantiate multiple truekomplement data paths, each of which is similar in structure to the design used in [2] . Then, instead of having only one Error signal and one Reference signal, we will produce a pair of Error and Reference signal from each of these data paths. These will then he used to control the charge pump of the PLL in the desired fashion.
occur.

A. Rate 1/X Phase Detector
The structure of the proposed rate 118 PD is shown in Figure 2 . The input data signal is applied to four pairs of masterklave latches. Four VCO clocks are used (together with their complements), where each clock is offset by 90 degrees with respect to the adjacent clocks. The input data stream is sampled at both the rising and falling edges of each of these four clocks. The input data rate is 8 times as fast as the VCO clock frequency and the four pairs of VCO clocks are used to sample eight consecutive hits of the input stream. Four latches that are transparent during the high time of each clock and four latches that are transparent during the low time of each clock are used in the first stage of the phase detector.
The Q outputs of these initial four pairs of latches are laheled as {O,O'}, {T,T'}, {Th,Th') and {FF}, respectively.
Within each set, the first signal is the output of the latch that The signals f l -f S and r l -r8 can be created by using the following generic logic function: (21 @ z2)(cl.c2). Note that the operation (~1 .~2 )
is not a commutative Boolean AND. Rather, it is implemented during the time between a low-to-high transition on c l and a high-to-low transition on c2. Each of the sixteen functions f l -fS and r l -r8 required for generating the Error and Reference signals can be implemented using the above logic function with xl, x2,
Ckl 
E. Generalization to Rare lj2-
The rate 118 scheme can be generalized to rate 112" in a straightforward fashion. For integer n > 1, the input data rate is 2" times the VCO clock frequency by using 2"-' clocks, each having a phase difference of a/2"-' from its neighbor. After this, waveforms similar to Figures 3 and 4 can be drawn and the signals to be used for xl, x2, c l and c2 can be deduced for generating the 2"-' Error and Reference functions. Larger values of n give higher speed hut at the expense of increased area, power and design complexity.
IMPLEMENTATION DETAILS A N D SIMULATION RESULTS
A circuit simulation of the rate 118 phase detector was done using rail-to-rail CMOS circuits in the 0.18 micron process from TSMC that is available through MOSIS. The latches are implemented using transmission gates and inverters. The aforementioned logic function has been implemented using the circuit template of Figure 5 .
The amplitudes of the Error signal pulses are boosted by a factor of two using the symmetric current-steered XOR gate design of 121. Four charge pumps are employed as shown in Figure 6 and their currents are added at nodes X and Y to produce a final differential drive signal for the VCO.
The simulations were carried out for an input data rate of 2 Gbps and therefore a VCO that operates in the neighborhood of 250 MHz is sufficient. IV. CONCLUSIONS An extension strategy for the half-rate phase detection scheme of [Z] has been proposed. As a specific design example, the implementation of a rate 118 phase detector has been described. Simulations have been performed to demonstrate that the circuit operates as desired. The results show show that an approximately linear PD characteristic is achieved and a built-in 1:s demultiplex operation is automatically obtained. Moreover, other fractional rate phase detectors can be constructed using similar techniques. These architectures can be used to extend the maximum operating frequency of clock and data recovery circuits in any given CMOS technology.
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